High-Speed E²CMOS PLD Generic Array Logic ${ }^{\text {TM }}$

## Features

- HIGH PERFORMANCE E²CMOS ${ }^{\circledR}$ TECHNOLOGY
- 10 ns Maximum Propagation Delay
- Fmax $=100 \mathrm{MHz}$
- 7 ns Maximum from Clock Input to Data Output
- TTL Compatible 16 mA Outputs
- UltraMOS ${ }^{\text {® }}$ Advanced CMOS Technology
- 50\% to 75\% REDUCTION IN POWER FROM BIPOLAR
- 90mA Maximum Icc
- 75mA Typical Icc
- ACTIVE PULL-UPS ON ALL PINS
- E ${ }^{2}$ CELL TECHNOLOGY
- Reconfigurable Logic
- Reprogrammable Cells
- 100\% Tested/100\% Yields
- High Speed Electrical Erasure (<100 ms)
- 20 Year Data Retention
- TEN OUTPUT LOGIC MACROCELLS
- XOR Gate Capability on all Outputs
- Full Function and Parametric Compatibility with

PAL12L10, 20L10, 20X10, 20X8, 20X4

- Registered or Combinatorial with Polarity
- PRELOAD AND POWER-ON RESET OF ALL REGISTERS
- APPLICATIONS INCLUDE:
- High Speed Counters
- Graphics Processing
- Comparators


## - ELECTRONIC SIGNATURE FOR IDENTIFICATION

## Description

The GAL20XV10 combines a high performance CMOS process with electrically erasable ( $E^{2}$ ) floating gate technology to provide the highest speed Exclusive-OR PLD available in the market. At 90 mA maximum Icc ( 75 mA typical Icc), the GAL20XV10 provides a substantial savings in power when compared to bipolar counterparts. $E^{2} \mathrm{CMOS}$ technology offers high speed ( $<100 \mathrm{~ms}$ ) erase times providing the ability to reprogram, reconfigure or test the devices quickly and efficiently.
The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. An important subset of the many architecture configurations possible with the GAL20XV10 are the $\mathrm{PAL}^{\circledR}$ architectures listed in the macrocell description section of this document. The GAL20XV10 is capable of emulating these PAL architectures with full function and parametric compatibility.
Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacturing. As a result, Lattice Semiconductor delivers $100 \%$ field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.

## Functional Block Diagram



Pin Configuration


GAL20XV10 Ordering Information
Commercial Grade Specifications

| Tpd (ns) | Tsu (ns) | Tco (ns) | Icc (mA) | Ordering \# | Package |
| :---: | :---: | :---: | :---: | :--- | :--- |
| 10 | 6 | 7 | 90 | GAL20XV10B-10LP | 24-Pin Plastic DIP |
|  |  |  |  | GAL20XV10B-10LJ | 28-Lead PLCC |
| 15 | 8 | 8 | 90 | GAL20XV10B-15LP | 24-Pin Plastic DIP |
|  |  |  |  | GAL20XV10B-15LJ | 28-Lead PLCC |
| 20 | 10 | 10 | 90 | GAL20XV10B-20LP | 24-Pin Plastic DIP |
|  |  |  |  | GAL20XV10B-20LJ | 28-Lead PLCC |

Part Number Description


## Output Logic Macrocell (OLMC)

The following discussion pertains to configuring the Output Logic Macrocell. It should be noted that actual implementation is accomplished by development software/hardware and is completely transparent to the user.

The GAL20XV10 has two global architecture configurations that allow it to emulate PAL architectures. The Input mode emulates combinatorial PAL devices, with the I/CLK and I/OE pins used as inputs. The Feedback mode emulates registered PAL devices with the I/CLK pin used as the register clock and the I/OE pin as an output enable for all registers. The following is a list of PAL architectures that the GAL20XV10 can emulate. It also shows the global architecture mode used to emulate the PAL architecture.

| PAL Architectures Emulated by <br> GAL20XV10 | GAL20XV10 Global <br> OLMC Mode |
| :---: | :---: |
| PAL12L10 | Input Mode |
| PAL20L10 | Input Mode |
| PAL20X10 | Feedback Mode |
| PAL20X8 | Feedback Mode |
| PAL20X4 | Feedback Mode |

## INPUT MODE

The Input mode architecture is defined when the global architecture bit SYN=1. In this mode, the I/CLK pin becomes an input to the AND array and also provides the clock source for all registers. The I/OE pin becomes an input into the AND array and provides the output enable control for any macrocell configured as an Exclusive-OR function. Feedback into the AND array is provided from macrocells 2 through 9 only. In this mode, macrocells 1 and 10 have no feedback into the AND array.

## FEEDBACK MODE

The Feedback mode architecture is defined when the global architecture bit SYN $=0$. In this mode the I/CLK pin becomes a dedicated clock source for all registers. The I/OE pin is a dedicated output enable control for any macrocell configured as an Exclusive-OR function. The I/CLK and I/OE pins are not available to the AND array in this mode. Feedback into the AND array is provided on all macrocells 1 through 10.

## FEATURES

Each Output Logic Macrocell has four possible logic function configurations controlled by architecture control bits AC0 and AC1. Four product terms are fed into each macrocell.

## XOR REGISTERED CONFIGURATION

The Macrocell is set to the Exclusive-OR Registered configuration when $A C 0=0$ and $A C 1=0$. The four product terms are segmented into two OR-sums of two product terms each, which are then combined by an Exclusive-OR gate and fed into a D-type register. The register is clocked by the low-to-high transition of the I/CLK pin. The inverting output buffer is enabled by the I/OE pin, which is an active low output enable common to all

Exclusive-OR macrocells. In Feedback mode, the state of the register is available to the AND array via an internal feedback path on all macrocells. In Input mode, the state of the register is available to the AND array via an internal feedback path on macrocells 2 through 9 only, macrocells 1 and 10 have no feedback into the AND array.

## REGISTERED CONFIGURATION

The Macrocell is set to Registered configuration when $A C 0=1$ and $A C 1=0$. Three of the four product terms are used as sum-ofproduct terms for the D input of the register. The inverting output buffer is enabled by the fourth product term. The output is enabled while this product term is true. The XOR bit controls the polarity of the output. The register is clocked by the low-to-high transition of the I/CLK. In Feedback mode, the state of the register is available to the AND array via an internal feedback path on all macrocells. In Input mode, the state of the register is available to the AND array via an internal feedback path on macrocells 2 through 9 only, macrocells 1 and 10 have no feedback into the AND array.

## XOR COMBINATORIAL CONFIGURATION

The Macrocell is set to the Exclusive-OR Combinatorial configuration when $A C 0=0$ and $A C 1=1$. The four product terms are segmented into two OR-sums of two product terms each, which are then combined by an Exclusive-OR gate and fed to an output buffer. The inverting output buffer is enabled by the I/OE pin, which is an active low output enable that is common to all XOR macrocells. In Feedback mode, the state of the I/O pin is available to the AND array via an internal feedback path on all macrocells. In Input mode, the state of the I/O pin is available to the AND array via an input buffer path on macrocells 2 through 9 only, macrocells 1 and 10 have no input into the AND array.

## COMBINATORIAL CONFIGURATION

The Macrocell is set to Combinatorial mode when AC0 = 1 and $A C 1=1$. Three of the four product terms are used as sum-ofproduct terms for the combinatorial output. The XOR bit controls the polarity of the output. The inverting output buffer is enabled by the fourth product term. The output is enabled while this product term is true. In Feedback mode, the state of the I/O pin is available to the AND array via an internal feedback path on all macrocells. In Input mode, the state of the I/O pin is available to the AND array via an input buffer path on macrocells 2 through 9 only, macrocells 1 and 10 have no input into the AND array.
\#:\#: Semiconductor

Input Mode


Input Mode Logic Diagram

:\#:\# Semiconduct

Feedback Mode



## Feedback Mode Logic Diagram

## DIP (PLCC) Package Pinouts



## Absolute Maximum Ratings(1)

Supply voltage Vcc $\qquad$ -0.5 to +7 V
Input voltage applied .......................... -2.5 to Vcc +1.0V
Off-state output voltage applied $\qquad$ -2.5 to $\mathrm{Vcc}+1.0 \mathrm{~V}$
Storage Temperature $\qquad$ -65 to $150^{\circ} \mathrm{C}$

## Ambient Temperature with

Power Applied $\qquad$ -55 to $125^{\circ} \mathrm{C}$
1.Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

## Recommended Operating Conditions

## Commercial Devices:

Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) ............................ 0 to $+75^{\circ} \mathrm{C}$
Supply voltage (Vcc) with Respect to Ground +4.75 to +5.25 V

## DC Electrical Characteristics

Over Recommended Operating Conditions (Unless Otherwise Specified)

| SYMBOL | PARAMETER | CONDITION | MIN. | TYP. ${ }^{3}$ | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Input Low Voltage |  | Vss -0.5 | - | 0.8 | V |
| VIH | Input High Voltage |  | 2.0 | - | Vcc+1 | V |
| IIL ${ }^{1}$ | Input or I/O Low Leakage Current | $0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {IL }}$ (MAX.) | - | - | -100 | $\mu \mathrm{A}$ |
| IIH | Input or I/O High Leakage Current | $3.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{VCc}$ | - | - | 10 | $\mu \mathrm{A}$ |
| VOL | Output Low Voltage | $\mathbf{I o L}=$ MAX. Vin $=\mathbf{V}_{\text {IL }}$ or $\mathbf{V}_{\mathbf{H}}$ | - | - | 0.5 | V |
| VOH | Output High Voltage | $\mathbf{I o H}=$ MAX. Vin $=$ VIL or $\mathrm{V}_{\mathbf{H}}$ | 2.4 | - | - | V |
| IOL | Low Level Output Current |  | - | - | 16 | mA |
| IOH | High Level Output Current |  | - | - | -3.2 | mA |
| IOS ${ }^{2}$ | Output Short Circuit Current | $\mathrm{V}_{\text {cc }}=5 \mathrm{~V} \quad \mathrm{~V}_{\text {OUt }}=0.5 \mathrm{~V} \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -50 | - | -150 | mA |

## COMMERCIAL

| ICC | Operating Power <br> Supply Current | $\mathbf{V}_{\mathrm{L}}=0.5 \mathrm{~V}$ VIH $=3.0 \mathrm{~V}$ <br> $\mathbf{f}_{\text {toggle }}=15 \mathrm{MHz}$ Outputs Open | $\mathrm{L}-10 /-15 /-20$ | - | 75 | 90 | mA |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :---: |

1) The leakage current is due to the internal pull-up on all input and $I / O$ pins. See Input Buffer section for more information.
2) One output at a time for a maximum duration of one second. Vout $=0.5 \mathrm{~V}$ was selected to avoid test problems by tester ground degradation. Characterized but not $100 \%$ tested.
3) Typical values are at $\mathrm{V} c \mathrm{C}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

VANTIS

## AC Switching Characteristics

## Over Recommended Operating Conditions

|  |  |  | COM |  | COM |  | COM |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | $\begin{gathered} \text { TEST } \\ \text { COND. }{ }^{1} \end{gathered}$ | DESCRIPTION | -10 |  | -15 |  | -20 |  | UNITS |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| tpd | A | Input or I/O to Combinatorial Output | 3 | 10 | 3 | 15 | 3 | 20 | ns |
| tco | A | Clock to Output Delay | 2 | 7 | 2 | 8 | 2 | 10 | ns |
| $\mathbf{t c f}{ }^{2}$ | - | Clock to Feedback Delay | - | 4 | - | 4 | - | 4 | ns |
| tsu | - | Setup Time, Input or Feedback before Clock $\uparrow$ | 6 | - | 8 | - | 10 | - | ns |
| th | - | Hold Time, Input or Feedback after Clock $\uparrow$ | 0 | - | 0 | - | 0 | - | ns |
| fmax ${ }^{3}$ | A | Maximum Clock Frequency with External Feedback, 1/(tsu + tco) | 76.9 | - | 62.5 | - | 50 | - | MHz |
|  | A | Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf) | 100 | - | 83.3 | - | 71.4 | - | MHz |
|  | A | Maximum Clock Frequency with No Feedback | 100 | - | 83.3 | - | 71.4 | - | MHz |
| twh | - | Clock Pulse Duration, High | 4 | - | 6 | - | 7 | - | ns |
| twl | - | Clock Pulse Duration, Low | 4 | - | 6 | - | 7 | - | ns |
| ten | B | Input or I/O to Output Enabled | 3 | 10 | 3 | 15 | 3 | 20 | ns |
|  | B | $\overline{\mathrm{OE}}$ to Output Enabled | 2 | 9 | 2 | 10 | 2 | 15 | ns |
| tdis | C | Input or I/O to Output Disabled | 3 | 9 | 3 | 15 | 3 | 20 | ns |
|  | C | $\overline{\mathrm{OE}}$ to Output Disabled | 2 | 9 | 2 | 10 | 2 | 15 | ns |

1) Refer to Switching Test Conditions section.
2) Calculated from fmax with internal feedback. Refer to fmax Description section.
3) Refer to fmax Description section.

## Capacitance ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER | MAXIMUM $^{*}$ | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{C}_{\mathrm{I}}$ | Input Capacitance | 8 | pF | $\mathbf{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathbf{V}_{\mathrm{I}}=2.0 \mathrm{~V}$ |
| $\mathbf{C}_{/ / \mathrm{O}}$ | I/O Capacitance | 8 | pF | $\mathbf{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathbf{V}_{1 / 0}=2.0 \mathrm{~V}$ |

*Characterized but not 100\% tested
:H:BComiconduc

Switching Waveforms


Input or I/O Feedback to Enable/Disable

CLK


## Clock Width

## Input/Output Equivalent Schematics

Typical Input


INPUT or
I/O FEEDBACK

CLK

REGISTERED OUTPUT
$\overline{\mathrm{OE}}$

OUTPUT


Registered Output


OE to Output Enable/Disable

fmax with Feedback


Typical Output
:\#:\#: Somiconductor

## fmax Descriptions


fmax with External Feedback 1/(tsu+tco)
Note: fmax with external feedback is calculated from measured tsu and tco.


Note: fmax with no feedback may be less than $1 /(\mathbf{t w h}+\mathbf{t w l})$. This is to allow for a clock duty cycle of other than $50 \%$.


## fmax with Internal Feedback 1/(tsu+tcf)

Note: tcf is a calculated value, derived by subtracting tsu from the period of fmax w/internal feedback (tcf = 1/fmax - tsu). The value of $\mathbf{t c f}$ is used primarily when calculating the delay from clocking a register to a combinatorial output (through registered feedback), as shown above. For example, the timing from clock to a combinatorial output is equal to tcf + tpd.

## Switching Test Conditions

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise and Fall Times | 3ns 10\% -90\% |
| Input Timing Reference Levels | 1.5 V |
| Output Timing Reference Levels | 1.5 V |
| Output Load | See Figure |

3 -state levels are measured 0.5 V from steady-state active level.

Output Load Conditions (see figure)

| Test Condition |  | $\mathbf{R 1}_{\mathbf{1}}$ | $\mathbf{R 2}_{\mathbf{2}}$ | $\mathbf{C L}$ |
| :---: | :--- | :---: | :---: | :---: |
| A |  | $300 \Omega$ | $390 \Omega$ | 50 pF |
| B | Active High | $\infty$ | $390 \Omega$ | 50 pF |
|  | Active Low | $300 \Omega$ | $390 \Omega$ | 50 pF |
| C | Active High | $\infty$ | $390 \Omega$ | 5 pF |
|  | Active Low | $300 \Omega$ | $390 \Omega$ | 5 pF |


${ }^{*} \mathrm{C}_{\mathrm{L}}$ INCLUDES TEST FIXTURE AND PROBE CAPACITANCE

## Electronic Signature

An electronic signature word is provided in every GAL20XV10 device. It contains 40 bits of reprogrammable memory that contains user defined data. Some uses include user ID codes, revision numbers, pattern identification or inventory control codes. The signature data is always available to the user independent of the state of the security cell.

NOTE: The electronic signature bits, if programmed to any value other then zero(0) will alter the checksum of the device.

## Security Cell

A security cell is provided in every GAL20XV10 device as a deterrent to unauthorized copying of the device pattern. Once programmed, this cell prevents further read access of the device pattern information. This cell can be only be reset by reprogramming the device. The original pattern can never be examined once this cell is programmed. The Electronic Signature is always available regardless of the security cell state.

## Device Programming

GAL devices are programmed using a Lattice Semiconductorapproved Logic Programmer, available from a number of manufacturers. Complete programming of the device takes less than a second. Erasing of the device is transparent to the user, and is done automatically as part of the programming cycle.

## Latch-Up Protection

GAL20XV10 devices are designed with an on-board charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch. Additionally, outputs are designed with n-channel pullups instead of the traditional p-channel pullups to eliminate any possibility of SCR induced latching.

## Input Buffers

GAL20XV10 devices are designed with TTL level compatible input buffers. These buffers have a characteristically high impedance, and present a much lighter load to the driving logic than bipolar TTL devices.

GAL20XV10 input buffers have active pull-ups within their input structure. This pull-up will cause any un-terminated input or I/O to float to a TTL high (logical 1). Lattice Semiconductor recommends that all unused inputs and tri-stated I/O pins be connected to another active input, Vcc, or GND. Doing this will tend to improve noise immunity and reduce Icc for the device.

## Typical Input Pull-up Characteristic



## Power-Up Reset

Circuitry within the GAL20XV10 provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set low after a specified time (tpr, $1 \mu \mathrm{~s}$ MAX). As a result, the state on the registered output pins (if they are enabled) will always be high on power-up, regardless of the programmed polarity of the output pins. This feature can greatly simplify state machine design by providing a known state on power-up. The timing diagram for power-up is shown below. Because of the asynchronous nature
of system power-up, some conditions must be met to provide a valid power-up reset of the GAL20XV10. First, the Vcc rise must be monotonic. Second, the clock input must be at static TTL level as shown in the diagram during power up. The registers will reset within a maximum of tpr time. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met. The clock must also meet the minimum pulse width requirements.

: :\#: Semiconductor

## Typical AC and DC Characteristic Diagrams



Normalized Tpd vs Temp


Normalized Tco vs Vcc


Normalized Tco vs Temp


Normalized Tsu vs Vcc


## Normalized Tsu vs Temp



Delta Tpd vs \# of Outputs Switching


Delta Tpd vs Output Loading


Delta Tco vs \# of Outputs Switching


Delta Tco vs Output Loading

: :\#:\# Semiconductor

## Typical AC and DC Characteristic Diagrams



Normalized Icc vs Vcc


Delta Icc vs Vin (1 input)


Voh vs loh


Normalized Icc vs Temp


Input Clamp (Vik)



Normalized Icc vs Freq.


